Optimizing for POWER7 & AIX What’s New

Q4 2012

Steve Nasypany – naspany@us.ibm.com
IBM Advanced Technical Skills
Agenda

Performance Advisors Update

POWER7 Optimization & Tuning Guide

Active Memory Expansion POWER7+

SMT, Dispatch, Consumption Review

Scaled Throughput

Dynamic System Optimizer Overview

Miscellaneous New Features

Backup: APARs to Know, “Entitlement, Memory & Partition Placement,” Best Practices/SPPL
Performance Advisors Update
IBM Systems development has created a set of applications that run on customer systems, perform measurements, and collect key performance metrics:

- The goal of these advisors is to provide an expert system or “health check” view of customer Java, VIOS and Virtualization environments.
- Each tool performs an assessment and provides recommendations based on real-world experience.
- Easy to install and configure and can be used for varying profile periods from minutes to 1 day.

**Java Advisor**
- Validation of AIX, WAS and Java levels for best performance.
- Monitoring of JVM configuration and Java processes for tuning recommendations.
  

**VIOS Advisor**
- On The Web
  
  - Monitoring of primary VIOS performance metrics for memory and cpu settings.
  - Is my I/O Adapter capable of sustaining more partitions?
  - Detailed SEA analysis added in May 2012.


- **SHIPPING WITH Virtual I/O Server Version 2.2.2.0**
  - Web version function + can post-process nmon recordings.
  - Missing SEA function available in Web version (coming in 2013).

LPAR Mode: runs within an AIX partition (dedicated or shared), analyzes CPU, memory, IO characteristics and provides a health check report.

BETA SYSTEM Mode: collects performance metrics and provides reports from all the LPARs in the Power system

- Available this week. This is a surprise for 2012! We were not expecting this until much later next year!
- We will have education on this in Q1

POWER7 Optimization and Tuning Guide
First Tuning Guide since POWER4 that provides detailed information on the HW/OS features, characteristics and tuning
   – A single “first stop” definitive source for a wide variety of general information and guidance, referencing other more detailed sources on particular topics
   – Exploitable by IBM, ISV and customer software developers
   – POWER7 / POWER7+
   – Hypervisor, OS (AIX & Linux), Java, compilers, memory
   – DB2 & WAS
   – Links to Oracle, Sybase, SaS, SAP Business Objects

Available Now!
   – PDF or EPUB

http://w3.itso.ibm.com/abstracts/sq248079.html?Open
## Contents

### Notices
- ix

### Trademarks
- xi

### Preface
- xii

### Chapter 1. Optimization and tuning on the IBM POWER7 and IBM POWER7+ systems
  - 1.1 Introduction
  - 2
  - 1.2 Outline of this guide
  - 2
  - 1.3 Conventions used in this guide
  - 4
  - 1.4 Background
  - 4
  - 1.5 Optimizing performance on POWER7
  - 5
  - 1.5.1 Lightweight tuning and optimization guidelines
  - 6
  - 1.5.2 Deployment guidelines
  - 12
  - 1.5.3 Deep performance optimization guidelines
  - 16

### Chapter 2. The POWER7 processor
  - 2.1 Introduction to the POWER7 processor
  - 20
  - 2.1.1 The POWER7+ processor
  - 21
  - 2.2 Multi-core and multi-thread scalability
  - 21
  - 2.3 Using POWER7 features
  - 22
  - 2.3.1 Page sizes (4 KB, 64 KB, 16 MB)
  - 23
  - 2.3.2 Cache sharing
  - 27
  - 2.3.3 SMT priorities
  - 28
  - 2.4.1 Storage synchronization (sync/lock/expand/swap)
  - 38
  - 2.4.2 Vector Scalar eXtensions (VSX)
  - 37
  - 2.4.3 Decimal floating-point (DFP)
  - 37
  - 2.4.7 Data prefetching using s-cache instructions and the Data Streams Control Register (DSCR)
  - 45

### Chapter 3. The POWER7 Hypervisor
  - 3.1 Introduction to the POWER7 Hypervisor
  - 49
  - 3.2 POWER7 virtualization
  - 51
  - 3.2.1 Virtual processors
  - 51
  - 3.2.2 Suggestions about page table size for LPARs
  - 55
  - 3.2.3 Suggestion for placing LPAR resources to attain higher memory affinity
  - 55
  - 3.2.4 Active memory expansion (AME)
  - 58

### Chapter 4. AIX
  - 4.1 AIX and system libraries
  - 59
  - 4.1.1 AIX operating system-specific optimizations
  - 60
  - 4.1.2 Utilizing POWER7 features under AIX
  - 75
  - 4.2 AIX best practices
  - 76
  - 4.2.1 AIX best practices applicable to all Power Systems generations
  - 76

### Chapter 5. This guide and related documents
  - 5.1 Introduction
  - 92

### Chapter 6. Performance analysis
  - 6.1 Performance analysis for IBM AIX
  - 102
  - 6.1.1 Using the stress tool, many API
  - 112
  - 6.1.2 File systems
  - 122

### Chapter 7. IBM WebSphere Application Server
  - 7.1 IBM WebSphere Application Server
  - 126
  - 7.1.1 Installation
  - 126
  - 7.1.2 Deployment
  - 126
  - 7.1.3 Performance
  - 127
  - 7.1.4 Performance analysis, problem determination, and diagnostics
  - 128

### Appendix A. The AIX stable cookbook
  - 129
  - 130

### Appendix B. Performance tuning and empirical performance analysis
  - 133
  - 134

### Appendix C. POWER7 optimization and tuning with third-party applications
  - 153
  - 154

---

© 2012 IBM Corporation
POWER7 Virtualization BP & Tricks

- **POWER7 Virtualization Best Practices**
  - This whitepaper covers Virtual Processor sizing in detail
  - Memory Affinity on workloads and how to tune


- **Optimizing IBM DB2 pureScale transaction throughput in virtualized IBM Power** (a good reference for any type of workload, not just DB2)


- Learn about AIX Enhanced Affinity
  - Covered in Backup material
  - Learn tool function like topas –M to view affinity metrics and Issrad –va to check for logical placement. Fewer books (avoiding far dispatches) is usually better, but modern DB products are designed to scale and perform well without issues for larger allocations.

- If partition placement causes performance issues these papers discuss other options.

  **Summarizing:**
  - Small changes to a partitions memory profile while powered off may “bump” placement
  - The HMC chhwres command can be used to clear allocations and can be done partially for less important partitions (e.g., for more room on critical partitions, or can be done for all)
  - Running the drf clear frame will clear resource assignments
  - Activate most important partitions first to be more favorably based on large resources already available in cpu pool and memory.
  - The hypervisor will remember these allocations, even if some partitions are later rebooted
  - Power up VIOS instances last. Dependent partitions will receive allocations and spin until VIOS is running.

See Tracy Smith's Architecting and Deploying of Enterprise Class Power Systems © 2012 IBM Corporation
Active Memory Expansion

Accelerated
**POWER7+ AME Accelerator**

**AME Offload Accelerators**
compress/decompress engines built into P7+ to offload main processor

**Client Benefits**

- **Lower memory cost** allowing higher reductions in memory usage with equivalent or less cpu

- **Increase system throughput** by adding additional partitions or increasing existing partition’s throughput

![Graph showing memory and CPU comparison](image1)

![Graph showing throughput and CPU comparison](image2)
AME Workloads

- **amepat** tool easily profiles existing workloads
  - Reports expansion factors available and corresponding CPU requirements
  - Can be run on POWER5, POWER6 or POWER7 systems with AIX 6.1
  - Has been updated to provide choice between POWER7 or POWER7+

- Workloads ideal for Active Memory Expansion are the same as before
  - Multi-threaded, light-weight applications that are not highly memory transaction intensive (ERP, OLTP, etc)
  - POWER7+ must still break down larger memory pages into 4K (small) pages, so workloads that benefit from using 64K (medium) or 16MB (large) page sizes will be impacted (think Oracle SGA or multi-GB, very intensive JVM heaps)
  - 64K page benefit can be over 10% for some workloads
  - Refer to AME Wiki for usage and performance whitepaper for examples/tradeoffs
    [https://www.ibm.com/developerworks/wikis/display/WikiPtype/IBM+Active+Memory+Expansion](https://www.ibm.com/developerworks/wikis/display/WikiPtype/IBM+Active+Memory+Expansion)

- Use of 64K pages by applications can be viewed using the svmon –P command to identifying if small (s) or medium (m) pages are prevalent
### Active Memory Expansion Modeled Statistics:

<table>
<thead>
<tr>
<th>Expansion Factor</th>
<th>True Memory Modeled Size</th>
<th>Modeled Memory Gain</th>
<th>CPU Usage Estimate</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.21</td>
<td>6.75 GB</td>
<td>1.25 GB [19%]</td>
<td>0.00</td>
</tr>
<tr>
<td>1.31</td>
<td>6.25 GB</td>
<td>1.75 GB [28%]</td>
<td>0.20</td>
</tr>
<tr>
<td>1.41</td>
<td>5.75 GB</td>
<td>2.25 GB [39%]</td>
<td>0.35</td>
</tr>
<tr>
<td><strong>1.51</strong></td>
<td><strong>5.50 GB</strong></td>
<td><strong>2.50 GB [45%]</strong></td>
<td><strong>0.58</strong></td>
</tr>
<tr>
<td>1.61</td>
<td>5.00 GB</td>
<td>3.00 GB [60%]</td>
<td>1.46</td>
</tr>
</tbody>
</table>

**POWER7 Results**

**POWER7+ Results**

<table>
<thead>
<tr>
<th></th>
<th>CPU Usage Estimate</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>0.00</strong></td>
<td></td>
</tr>
<tr>
<td><strong>0.04</strong></td>
<td></td>
</tr>
<tr>
<td><strong>0.07</strong></td>
<td></td>
</tr>
<tr>
<td><strong>0.11</strong></td>
<td></td>
</tr>
<tr>
<td><strong>0.28</strong></td>
<td></td>
</tr>
</tbody>
</table>

### Active Memory Expansion Recommendation:

The recommended AME configuration for this workload is to configure the LPAR with a memory size of 5.50 GB and to configure a memory expansion factor of 1.51. This will result in a memory expansion of 45% from the LPAR's current memory size. With this configuration, the estimated CPU usage due to Active Memory Expansion is approximately 0.58 physical processors, and the estimated overall peak CPU resource required for the LPAR is 3.72 physical processors.

**Integrated Active Memory Expansion Hardware**

allows same expansion with significant cpu savings
SMT, Dispatch Behavior, and Physical Consumption Review
Simulating a single threaded process on 1 core, 1 Virtual Processor, utilization values change. In each of these cases, physical consumption can be reported as 1.0.

Real world production workloads will involve dozens to thousands of threads, so many users may not notice any difference in the “macro” scale.

Whitepapers on POWER7 SMT and utilization:

- *Simultaneous Multi-Threading on POWER7 Processors* by Mark Funk

- *Processor Utilization in AIX* by Saravanan Devendran
POWER7 processors can run in Single-thread, SMT2, SMT4 modes
- Like POWER6, the SMT threads will dynamically adjust based on workload
- SMT threads dispatch via a Virtual Processor (VP)
- POWER7 threads start with different priorities on Primary, Secondary and Tertiary instances, but can be equally weighted for highly parallel workloads

POWER5 and POWER6 overstate utilization as the CPU utilization algorithm does not account for how many SMT threads are active
- One or both SMT threads can fully consume a physical core and utilization is 100%
- On POWER7, a single thread cannot exceed ~65% utilization. Values are calibrated in hardware to provide a linear relationship between utilization and throughput

When core utilization reaches a certain threshold, a Virtual Processor is unfolded and work begins to be dispatched to another physical core
POWER6 vs POWER7 Dispatch

- Another Virtual Processor is activated at the utilization values below (both systems may have a reported physical consumption of 1.0):

  - POWER6 SMT2
    - Htc0: busy
    - Htc1: busy
    - ~80% busy

  - POWER7 SMT4
    - Htc0: busy
    - Htc1: idle
    - Htc2: idle
    - Htc3: idle
    - ~50% busy

- There is a difference between how workloads are distributed across cores in POWER7 and earlier architectures
  - In POWER5 & POWER6, the primary and secondary SMT threads are loaded to ~80% utilization before another Virtual Processor is unfolded
  - In POWER7, all of the primary threads (defined by how many VPs are available) are loaded to at least ~50% utilization before the secondary threads are used. Once the secondary threads are loaded, only then will the tertiary threads be dispatched. This is referred to as Raw Throughput mode.
  - Why? Raw Throughput provides the highest per-thread throughput and best response times at the expense of activating more physical cores
Once a Virtual Processor is dispatched, the *Physical Consumption* metric will typically increase to the next whole number.

Put another way, the more Virtual Processors you assign, the higher your Physical Consumption is likely to be.
POWER7 Consumption: A Problem?

- POWER7 may activate more cores at lower utilization levels than earlier architectures when excess VP’s are present.

- Customers may complain that the physical consumption (physc or pc) metric is equal to or possibly even higher after migrations to POWER7 from earlier architectures. They may also note that CPU capacity planning is more difficult in POWER7 (discussion to follow).

- Expect every POWER7 customer with this complaint to also have significantly higher idle% percentages over earlier architectures.

- Expect that they are consolidating workloads and may also have many more VP’s assigned to the POWER7 partition.
POWER7 Consumption: Solutions

- Apply APARs in backup section, these can be causal for many of the high consumption complaints.

- Beware of customers allocating many more Virtual Processors than sized – educate or ask for help. Once they are over-allocated, they are resistant to change because they have an absolute view of the physical consumption metric.

- Reduce Virtual Processor counts to activate secondary and tertiary SMT threads
  - Utilization percentages will go up, physical consumption will remain equal or drop
  - Use nmon, topas, sar or mpstat to look at logical CPUs. If only primary SMT threads are in use with a multi-threaded workload, then excess VP’s are present.

- Use realistic entitlement settings for critical, larger workloads
  - Start with a Capacity Entitlement/Virtual Processor ratio of 0.6
  - See Rosa Davidson’s *Return to Basics: POWER7 Capacity Entitlement and Virtual Processors*
  - There is no rule-of-thumb for all workloads
    - We usually don’t care about the ratio on small partitions with a few VP’s, we care about larger partitions that are often found to be running consistently over entitlement
    - We do care about VIOS, particularly those hosting production networks/SEA. These should never consistently run > 100% entitlement

- A new alternative is available and will be covered in the next section
Because POWER5 and POWER6 SMT utilization will always be at or above 80% before another VP is activated, utilization ratios (80% or 0.8 of a core) and physical core may be closer to each other than POWER7 environments

- Physical Consumption alone was close enough for capacity planning in POWER5/POWER6 and many customers use this
- This may not be true in POWER7 environments when excess VPs are present

Under the default “Raw” throughput mode, customers that do not want to reduce VPs may want to deduct higher idle buckets (idle + wait) from capacity planning metric(s)

\[ \text{Physical Busy} = (\text{User} + \text{System}) \% \times \text{Reported Physical Consumption} \]

This is reasonable presuming the workload benefits from SMT. This will not work with single-threaded “hog” processes that want to consume a full core.

AIX 6.1 TL8 & AIX 7.1 TL2 offer an alternative VP activation mechanism known as “Scaled Throughput”. This can provide the option to make POWER7 behavior more “POWER6 Like” – but this is a generalized statement and not a technical one.
Scaled Throughput

New!
What is Scaled Throughput?

- Scaled Throughput is an alternative to the default “Raw” AIX scheduling mechanism
  - It is an alternative for some customers at the cost of partition performance
  - It is not an alternative to addressing AIX and pHyp defects, partition placement issues, realistic entitlement settings and excessive Virtual Processor assignments
  - It will dispatch more SMT threads to a VP/core before unfolding additional VPs
  - It can be considered to be more like the POWER6 folding mechanism, but this is a generalization, not a technical statement
  - Supported on POWER7/POWER7+, AIX 6.1 TL08 & AIX 7.1 TL02

- Raw vs Scaled Performance
  - Raw provides the highest per-thread throughput and best response times at the expense of activating more physical cores
  - Scaled provides the highest core throughput at the expense of per-thread response times and throughput. It also provides the highest system-wide throughput per VP because tertiary thread capacity is “not left on the table.”
Once a Virtual Processor is dispatched, the physical consumption metric will typically increase to the next whole number.
Scaled Throughput: Tuning

- Tunings are not restricted, but you can be sure that anyone experimenting with this without understanding the mechanism may suffer significant performance impacts
  - Dynamic schedo tunable
  - Actual thresholds used by these modes are not documented and may change at any time

- schedo -p -o vpm_throughput_mode=
  0  Legacy Raw mode (default)
  1  Scaled or “Enhanced Raw” mode with a higher threshold than legacy
  2  Scaled mode, use primary and secondary SMT threads
  4  Scaled mode, use all four SMT threads

- Tunable schedo vpm_throughput_core_threshold sets a core count at which to switch from Raw to Scaled Mode
  - Allows fine-tuning for workloads depending on utilization level
  - VP’s will “ramp up” quicker to a desired number of cores, and then be more conservative under chosen Scaled mode
## Scaled Throughput: Workloads

### Workloads
- Workloads with many light-weight threads with short dispatch cycles and low IO (the same types of workloads that benefit well from SMT)
- Customers who are easily meeting network and I/O SLA’s may find the tradeoff between higher latencies and lower core consumption attractive
- Customers who will not reduce over-allocated VPs and prefer to see behavior similar to POWER6

### Performance
- *It depends*, we can’t guarantee what a particular workload will do
- Mode 1 may see little or no impact but higher per-core utilization with lower physical consumed
- Workloads that do not benefit from SMT and use Mode 2 or Mode 4 could easily see double-digit per-thread performance degradation (higher latency, slower completion times)
AIX will typically allocate 2 extra Virtual Processors as the workload scales up and is more instantaneous in nature.

VP's are activated and deactivated one second at a time.
Scaled Throughput: Mode 1

- Mode 1 is more of a modification to the Raw (Mode 0) throughput mode, using a higher utilization threshold and moving average to prevent less VP oscillation.

- It is less aggressive about VP activations. Many workloads may see little or no performance impact.
- Mode 2 utilizes both the primary and secondary SMT threads
- Somewhat like POWER6 SMT2, eight threads are collapsed onto four cores
- “Physical Busy” or utilization percentage reaches ~80% of Physical Consumption
- Mode 4 utilizes both the primary, secondary and tertiary SMT threads
- Eight threads are collapsed onto two cores
- “Physical Busy” or utilization percentage reaches 90-100% of Physical Consumption
Tuning (other)

- Never adjust the legacy `vpm_fold_threshold` without L3 Support guidance.

- Remember that Virtual Processors activate and deactivate on 1 second boundaries. The legacy schedo tunable `vpm_xvcpus` allows enablement of more VPs than required by the workload. This is rarely needed, and is over-ridden when Scaled Mode is active.

- If you use RSET or bindprocessor function and bind a workload:
  - To a secondary thread, that Virtual Processor will always stay in at least SMT2 mode.
  - Likewise, if you bind to a tertiary thread, that Virtual Processor cannot leave SMT4 mode.
  - These functions should only be used to bind to primary threads unless you know what you are doing or are an application developer familiar with the RSET API.
  - Use `bindprocessor --s` to list primary, secondary and tertiary threads.

- A recurring question is “How do I know how many Virtual Processors are active?”:
  - There is no tool or metric that shows active Virtual Processor count.
  - There are ways to guess this, and looking a physical consumption (if folding is activated), `physc count` should roughly equal active VPs.
  - `nmon Analyser` makes a somewhat accurate representation, but over long intervals (with a default of 5 minutes), it does not provide much resolution.
  - For an idea at a given instant, you can use: `echo vpm | kdb`
> echo vpm | kdb

VSD Thread State.

| CPU | CPPR | VP_STATE | FLAGS | SLEEP_STATE | PROD_TIME: SECS NSECS CEDE_LAT |
|-----|------|----------|-------|-------------|-------------------------------|-------------------|
| 0   | 0    | ACTIVE   | 1     | AWAKE       | 00000000000000000000000000000000 00000000 00 |
| 1   | 255  | ACTIVE   | 0     | AWAKE       | 000000005058C6DE 25AA4BB0 00 |
| 2   | 255  | ACTIVE   | 0     | AWAKE       | 000000005058C6DE 25AA636E 00 |
| 3   | 255  | ACTIVE   | 0     | AWAKE       | 000000005058C6DE 25AA4BB0 00 |
| 4   | 255  | ACTIVE   | 0     | AWAKE       | 00000000506900DD 0DC64B 00 |
| 5   | 255  | ACTIVE   | 0     | AWAKE       | 00000000506900DD 0D06E0 00 |
| 6   | 255  | ACTIVE   | 0     | AWAKE       | 00000000506900DD 0D06E0 00 |
| 7   | 255  | ACTIVE   | 0     | AWAKE       | 00000000506900DD 0D0F7BE6 00 |
| 8   | 11   | DISABLED | 1     | SLEEPING    | 0000000050691728 358C3218 02 |
| 9   | 11   | DISABLED | 1     | SLEEPING    | 0000000050691728 358C325A 02 |
| 10  | 11   | DISABLED | 1     | SLEEPING    | 0000000050691728 358C319F 02 |
| 11  | 11   | DISABLED | 1     | SLEEPING    | 0000000050691728 358E2AFE 02 |
| 12  | 11   | DISABLED | 1     | SLEEPING    | 0000000050691728 358C327A 02 |
| 13  | 11   | DISABLED | 1     | SLEEPING    | 0000000050691728 358C3954 02 |
| 14  | 11   | DISABLED | 1     | SLEEPING    | 0000000050691728 358C3B13 02 |
| 15  | 11   | DISABLED | 1     | SLEEPING    | 0000000050691728 358C3ABD 02 |

With SMT4, each core will have 4 Logical CPUs, which equals 1 Virtual Processor
**Affinity: Review**

- Performance is closer to optimal when data crossing affinity domains is minimized

- Crossing affinity domains can occur
  - Examples of resources can include L2/L3 cache, memory, core, chip and book/node
  - Cache Affinity: threads in different domains need to communicate with each other, or cache needs to move with thread(s) migrating across domains
  - Memory Affinity: threads need to access data held in a different memory bank not associated with the same chip or node

- Modern highly multi-threaded workloads are architected to have light-weight threads and distributed application memory
  - Can span domains with less impact
  - Unix scheduler/dispatch/memory manager mechanisms already spread workloads out
  - Hypervisor tries to optimize physical placement of partition for best affinity

- AIX 6.1 TL05 and POWER7 introduce a new level of Affinity management, called *Enhanced Affinity*
  - OS and Hypervisor maintain metrics on a thread’s affinity
  - Dynamically attempts to maintain best affinity to those resources
Resource Affinity structures used by Enhanced Affinity function to help maintain locality for threads to hardware resources. For POWER7:
- 2-tier for low-end systems (blades, 710, 720, 730, 740, 750, 755)
  - **Local** resources have affinity within a chip
  - **Far** resources outside the chip
- 3-tier for multi-node systems (770, 780, 795)
  - **Local** resources have affinity within a chip
  - **Near** resources share the same node/book
  - **Far** resources outside the node/book

An Affinity domain (home “node”) is assigned to each thread at startup
- Thread’s private data is affinitized to home node, which is a **Scheduler Resource Allocation Domain**. SRADs often, but not always, map to a chip.
- Thread may temporarily execute remotely, but will eventually return to their home SRAD
- Single-threaded processes application data heap will be placed on home SRAD
- Multi-threaded processes will be balanced on SRADs depending upon footprint
- AIX Topology Service provides system detail to identify node boundaries (called a “REF”)

Note: DLPAR CPU additions and recent firmware levels may consolidate SRADs across chip boundaries (an SRAD can technically scale to 32 cores – the number on a 795 book)
Enhanced Affinity on Single-node Systems

POWER7
710, 720, 730, 740, 75X

Local Affinity
(thread executing in this domain)

Far Affinity
Enhanced Affinity on Multi-node Systems

POWER7
770, 780, 795

Local Affinity
(chip domain)

Near Affinity
(node domain)

Far Affinity

AIX monitors threads and attempts to re-dispatch within local domains

© 2012 IBM Corporation
Enhanced Affinity

- The important thing to understand is that affinity information was hard to come by in older AIX levels and architectures, but is now well instrumented in POWER7
  - You can monitor the affinity with performance tools on dedicated or shared LPARs
  - The biggest impact on performance relating to affinity will be significant far dispatches on 3-tier systems (threads dispatched across node boundaries)

- A new tool, lssrad, displays hierarchy and topology information for memory and scheduler
  - If you dynamically change CPU or memory configurations, use the lssrad output to determine the systems balance
  - Fragmented CPU and memory will result in poorer performance – common in DLPAR tests/environments (performance degrades during tests)
  - Partitions can have multiple resource domains
  - Partitions will only be able to see logical resource domains (mapped to “REF” node boundaries, but you cannot assume these map to specific physical drawer numbers). Nevertheless, affinity metrics can still be monitored to determine local, near and far dispatches

- Performance tools topas, mpstat, svmon and curt have been modified to report affinity information

- For more information, contact us for presentations or see Nigel’s AIXperf Blog on topic:
Possible logical layout of a partition needing ~112 GB of memory and having 32 Virtual Processors (32 VP X 4-way SMT = 128 Logical CPUs)

*Isshrd “REF” value is not a physical mapping, it is a logical mapping – but a REF is still a drawer, you just don’t know physically which one(s)
Enhanced Affinity: topas -M

AIX dispatcher tries to avoid/minimize these on multi-node systems

- You can select columns to sort on with tab key
Dynamic System Optimizer
Dynamic System Optimizer (DSO) is a rebranding and enhancement to the legacy Active System Optimizer (ASO)
- ASO is a free AIX feature which autonomously tunes the allocation of system resources to improve performance
- DSO includes additional charged-for features via an enablement fileset
- It is probably easier to adopt the DSO moniker with the understanding that there are two components, and the “ASO” daemon is the name of the process doing the actual work

Legacy ASO provided function for optimizing cache and memory affinity
- Monitors workloads for high cpu and memory utilization
- Associates targeted workloads to a specific core or set of cores
- Determines if memory pages being accessed can be relocated for higher affinity to cache & core
- Designed for POWER7 and originally shipped with AIX 7.1 TL01
What does Dynamic System Optimizer do?

- If ASO provides best affinity for core/cache and memory, what does DSO add?
  - Dynamic migration to Large Pages (16MB MPSS)
    - Conversion of memory pages to larger sizes
    - Think Oracle SGA
  - Data Stream Pre-fetch Optimizations. Dynamically modifies algorithms used for controlling how data is moved into processor cache from main memory

- All function has been back-ported to AIX 6.1 TL08 and enhanced for AIX 7.1 TL02 and POWER7+
All this affinity? Confused?

- Enhanced Affinity, Dynamic System Optimizer, Dynamic Platform Optimizer… what does what?

- How is this different from AIX Enhanced Affinity?
  - Enhanced Affinity optimizes threads to a scheduler domain (usually a chip)
  - DSO optimizes threads within a chip to a core or set of cores
  - DSO actively optimizes addressable memory pages for best locality and size

- How is this different from the Dynamic Platform Optimizer (DPO)?
  - DPO optimizes a partition’s placement within a frame or drawer
  - Think “moves partitions” rather than threads

<table>
<thead>
<tr>
<th>DSO</th>
<th>Think CORE/DIMM</th>
</tr>
</thead>
<tbody>
<tr>
<td>Enhanced Affinity</td>
<td>Think CHIP</td>
</tr>
<tr>
<td>DPO</td>
<td>Think FRAME</td>
</tr>
</tbody>
</table>
- DSO continually monitors public and private AIX kernel statistics and POWER7 processor hardware counters
- Determines which workloads will benefit from optimization
- Moves workloads to specific cores
What are Hardware Counters?

- POWER processors have always included hardware instrumentation in the form of the Performance Monitor Unit (PMU)
- This hardware facility collects events related to the operations in the processor
- See Jeff Stuecheli's *POWER7 Micro-architecture, A PMU Event Guided Tour*, in section PE112
- *Performance Monitor Counter data analysis using Counter Analyzer*, Qi Liang, 2009
What is DSO to AIX?

- ASO/DSO is a Unix System Resource Controller (SRC) service
  - Transparent optimization does not require active administrator intervention
  - Acts like any other kernel service
  - Low overhead, high gain
  - Configurable via `smitty src` or CLI

- Active tuning hibernates if no gains achieved and wakes up when instrumentation indicates possible performance improvements

- Focuses on long-term run-time analysis of processor and memory allocations based on affinity metrics

- Utilizes some aspects of AIX 6.1 Enhanced Affinity, but focus is a set of cores within a chipset
ASO/DSO General

- ASO is designed to improve the performance of workloads that are long-lived, multi-threaded and have stable, non-trivial core/cache utilization
- The greater the communication between threads, the higher the potential for ASO to improve performance.
- Greatest benefit when running in dedicated processor LPAR environments, on large multi-chip or multi-node configurations
- ASO can be enabled at the system or process level monitoring is done before and after placements
- Operates on a process-wide scope, does not tune individual threads within a process
- No optimization of single-threaded processes which will remain managed by existing AIX scheduler mechanisms
- Improvements are limited to what can be achieved via manual tuning
- No optimization of workloads that are already members of Resource Set (RSET) attachments or controlled by bindprocessor()
- If most of the heavy workloads fall under manual tuning, ASO will hibernate
**ASO/DSO Requirements**

- POWER7/POWER7+ dedicated or virtualized partitions
- ASO AIX 7.1 TL01
  - Cache and memory affinity
- DSO AIX 6/1 TL08 and AIX 7.1 TL02
  - Legacy ASO function
  - 16 MB MPSS
  - Pre-fetch support
- Not supported in Active Memory Sharing environments
- Capped shared processor environments must have a minimum entitlement of 2 cores
- Consumption for unfolded Virtual Processors must be sufficiently high to allow optimizations
- Dedicated partitions cannot have Virtual Processor Folding enabled – this occurs when Energy Management features are active in dedicated environments
- No reboot is required after applying DSO fileset, ASO will recognize it automatically
- Filesets
  - bos.aso 7.1.2.0 Active System Optimizer
  - dso.aso 1.1.0.0 Dynamic System Optimizer ASO extension
ASO Cache Affinity

- **Cache Affinity**
  - The initial task of ASO is to optimize the placement of workloads so threads of a process are grouped into the smallest affinity domain that provides the necessary CPU and memory resources
    - Locality by grouping cores located in chips
    - Consolidating workloads by cache activity
  - ASO can be of benefit on single chip systems
    - Threads that have heavy interaction with the same core, making similar requests to L2 and L3 cache
    - Optimize for lock contention – software threads contending for a lock can be minimized to the subset of hardware (SMT) threads executing on the same core for best sharing
  - Workload
    - Multi-threaded workloads with 5+ minute periods of stability
    - Minimum 0.1 core utilization
Affinity to ASO: Cache Affinity

Threads of workload utilize similar cache lines or access remote cache

Optimizer relocates workloads to same Chip/SRAD for best cache affinity
Affinity to ASO: Cache Affinity

Threads of workload utilize similar cache lines or access remote cache

Optimizer compresses workload onto single Chip/SRAD for best cache affinity
Memory Affinity

- The second task for ASO is to optimize memory allocation such that frequently accessed pages of memory are localized as possible to where the workload is running.
- Given that a workload needs a "local" affinity domain, memory affinity can only be applied once a workload has been optimized for cache affinity.
- Memory page migrations are continually monitored.
- Workload
  - Minimum 0.1 core utilization
  - Multi-threaded workloads with 5+ minute periods of stability
  - Single-threaded workloads are not considered since their process private data is affinitized by the kernel.
  - Workloads currently must fit within a single Scheduler Resource Affinity Domain (SRAD). An SRAD typically caps to a single chip/socket in POWER7, but DLPAR operations can impact that.

Affinity to ASO: Memory Affinity

Chip (SRAD 0)  Chip (SRAD 1)

Workload accesses memory frames associated to another socket

Optimizer migrates pages to provide better locality for workload
Multiple Page Segment Size (MPSS)
- AIX has supported 4K and 64K page sizes within the same 256 MB segment
- POWER6 with AIX 6.1 and above allow autonomic conversion between 4K and 64K pages based on workload needs
- 16 MB page sizes have been supported via manual tuning and effectively had to be managed as pinned pages (allocated and managed up front)
- AIX 6.1 TL8 and AIX 7.1 TL2 introduces the capability to mix 16 MB pages with other sizes within a memory segment. This allows autonomic conversions to 16 MB pages.

Processors use Translation Lookaside Buffers (TLB) and Effective to Real Address Translation (ERAT) when addressing real memory
- Processor architectures can only have so many TLB’s. That number and the page size defines how much of main memory can be directly mapped.
- Larger page sizes allow more of memory to be directly mapped, and for fewer address lookups to have to be performed. This can minimize TLB/ERAT misses.
- Processor instrumentation allows this activity to be monitored, and for heavily used memory regions to be targeted for promotion to 16 MB pages
**Workloads**
- The ideal workload is one which uses large System V memory regions. Examples would include databases using large shared memory regions (Oracle SGA), or Java JVMs instances with large heap(s).
- Workloads could be either multi-threaded or a group of single threaded processes.
- Minimum 2 cores stable CPU utilization over 10 minutes.
- Minimum 16 GB of system memory.
- Historically, Oracle specialists have been wary to use 16 MB pages because they had to be pre-allocated and it is not always clear what the DB’s internal memory patterns are. MPSS support makes this more flexible for DSO to monitor and adjust.

**Behavior**
- DSO will monitor a workload for at least 10 minutes before beginning any migration.
- Migrations of small (4K) to medium (64K) memory frames to 16 MB is not a rapid process. Lab tests with migrating double-digit SGA’s are measured in hours. SGA’s on the order of 64 GB or larger could take half a day.
- You should not try to assess performance improvements until migration is complete, there is no quick way to do apples-to-apples comparisons.
- Customers using the ESP would not have seen 16 MB activity using the svmon tool because the updates for that support were completed after the beta.
### 16 MB MPSS Activity: svmon

```plaintext
# /tmp/svmon -P 4129052

<table>
<thead>
<tr>
<th>Pid</th>
<th>Command</th>
<th>Inuse</th>
<th>Pin</th>
<th>Pgsp</th>
<th>Virtual</th>
<th>64-bit Mthrd</th>
<th>16MB</th>
</tr>
</thead>
<tbody>
<tr>
<td>4129052</td>
<td>16mpss_basic</td>
<td>84755</td>
<td>12722</td>
<td>0</td>
<td>84734</td>
<td>Y</td>
<td>Y</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>PageSize</th>
<th>Inuse</th>
<th>Pin</th>
<th>Pgsp</th>
<th>Virtual</th>
</tr>
</thead>
<tbody>
<tr>
<td>s 4 KB</td>
<td>68611</td>
<td>2</td>
<td>0</td>
<td>66590</td>
</tr>
<tr>
<td>m 64 KB</td>
<td>1009</td>
<td>795</td>
<td>0</td>
<td>1009</td>
</tr>
<tr>
<td>L 16 MB</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Vsid</th>
<th>Esid</th>
<th>Type</th>
<th>Description</th>
<th>PSize</th>
<th>Inuse</th>
<th>Pin</th>
<th>Pgsp</th>
<th>Virtual</th>
</tr>
</thead>
<tbody>
<tr>
<td>1370db7</td>
<td>a0000000</td>
<td>work</td>
<td>N/A</td>
<td>s</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>65536</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>L</td>
<td>16</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table>
```

# /tmp/svmon -P 4129052 -Ompss=on

```plaintext

<table>
<thead>
<tr>
<th>Pid</th>
<th>Command</th>
<th>Inuse</th>
<th>Pin</th>
<th>Pgsp</th>
<th>Virtual</th>
</tr>
</thead>
<tbody>
<tr>
<td>4129052</td>
<td>16mpss_basic</td>
<td>84755</td>
<td>12722</td>
<td>0</td>
<td>84734</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Vsid</th>
<th>Esid</th>
<th>Type</th>
<th>Description</th>
<th>PSize</th>
<th>Inuse</th>
<th>Pin</th>
<th>Pgsp</th>
<th>Virtual</th>
</tr>
</thead>
<tbody>
<tr>
<td>1370db7</td>
<td>a0000000</td>
<td>work</td>
<td>N/A</td>
<td>s</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>65536</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>L</td>
<td>16</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table>
```
POWER7 Pre-fetch: Review

- POWER7 architecture provides a dedicated register to control memory pre-fetching
  - Register is the Data Stream Control Register (DSCR)
  - Allows control over enablement, depth and stride of pre-fetching

- POWER pre-fetch instructions can be used to mask latencies of requests to the memory controller and fill cache.
  - The POWER7 chip can recognize memory access patterns and initiate pre-fetch instructions automatically
  - Control over how aggressive the hardware will pre-fetch, i.e. how many cache lines will be pre-fetched for a given reference, is controlled by the DSCR

- The `dscrctl` command can be used to query and set the system wide DSCR value
  
  ```
  # dscrctl -q
  ```

- A system administrator can change the system wide value using the `dscrctl` command
  ```
  # dscrctl [-n | -b] -s <value>
  ```

  Disengage the data prefetch feature: `dscrctl -n -s 1`

  Returning to default: `dscrctl -n -s 0`

- This is a dynamic system-wide setting and easy to change/check

- May yield 5-10% performance improvement with some applications
DSO Pre-fetch

- DSO will collect information from the AIX kernel, POWER Hypervisor performance utilities and Processor Counters to dynamically determine the optimal setting of this register for a specific period in time.

- **Workloads**
  - Large memory footprints and high CPU
  - Utilization with high context switch rates are typically identified as candidates
  - Can be either multi-threaded or a group of single-threaded processes. This optimization is disabled if the DCSR register is set manually at the system level (*dscrctl command*).
  - Optimization requires a minimum system memory of 64GB, process shared memory use of 16GB and consumption of ~8 physical cores

- **Behavior**
  - When AIX DSO is installed, DSCR optimization in ASO is enabled
  - Memory access patterns are monitored by ASO Daemon
  - Optimal values for the DSCR register are deduced
  - Register value can be set at system or per-process level
  - Decisions are dynamic and automatic, so pre-fetching levels are changed according to current workload requirements
ASO/DSO Usage

- System Resource Controller must be activated first (can also use smitty src, aso subsystem)
  
  Start/Stop:  [startsrc | stopsrc] -s aso
  Status:  lssrc -s aso

- ASO via command line with the asoo command
  
  Activate:  asoo -o aso_active=1
  Deactivate:  asoo -o aso_active=0
  Add -p option to have tuning persist across reboots

- Process Environment Variables
  
  Session variables effective until logout. Use /etc/environment file for permanent changes

  ASO_ENABLED=
    ALWAYS  ASO prioritizes this process for optimization
    NEVER  ASO never optimizes this process

  ASO_OPTIONS=

<table>
<thead>
<tr>
<th>Feature</th>
<th>Option</th>
<th>Values</th>
<th>Effect</th>
</tr>
</thead>
<tbody>
<tr>
<td>ASO</td>
<td>ALL</td>
<td>ON</td>
<td>OFF</td>
</tr>
<tr>
<td></td>
<td>CACHE_AFFINITY</td>
<td>ON</td>
<td>OFF</td>
</tr>
<tr>
<td></td>
<td>MEMORY_AFFINITY</td>
<td>ON</td>
<td>OFF</td>
</tr>
<tr>
<td>DSO</td>
<td>LARGE_PAGE</td>
<td>ON</td>
<td>OFF</td>
</tr>
<tr>
<td></td>
<td>MEMORY_PREFETCH</td>
<td>ON</td>
<td>OFF</td>
</tr>
</tbody>
</table>
If you open a PMR on ASO, collection scripts do not include the ASO log files. You should collect any output from the /var/log/aso/ directory and include.

Debug options are available from the system resource controller level
- Start SRC  
  \texttt{startsrc -s aso}
- Activate ASO 
  \texttt{asoo \,-o aso_active=1}
- Enable debug  
  \texttt{asoo \,-o debug_level=3} (3=highest, dynamic)
- Execute workload
- Disable debug  
  \texttt{asoo \,-o debug_level=0}
- Forward aso_debug.out file to IBM Support
Logging

- Log files maintained by ASO
  - `/var/log/aso/aso.log` will tell you if ASO is operational
  - `/var/log/aso/aso_process.log` shows optimizations performed on processes
  - Activities on processes and PIDs are logged

- Documentation for interpreting log files is not currently provided by IBM
  - But they are ascii-readable output files like most SRC daemons
  - Some behavior and tolerances used by ASO can be divined by watching the output
Dynamic Reconfig Event, hibernates

Recognizes new workload, begins monitoring

Example output of process placement for cache affinity
Example output of process placement for cache affinity
Example output of analysis for memory affinity and Large Page (16MB) promotion

- Decision to abandon optimization policies because of workload behavior
Miscellaneous New Features
Hardware Page Table Ratio

- All partitions have an associated Hardware Page Table (HPT)
  - The memory set aside is a ratio to the Maximum Memory size defined for the partition for use by Hypervisor
  - The default for POWER5 to POWER7 servers is 1:64 and is a profile attribute

- POWER7+ servers have two default HPT ratios
  - 1:128 for AIX, Linux and VIOS partitions that use dedicated memory
    - Saves Hypervisor memory
    - Will not impact performance*
  - 1:64 for IBM i partitions and all shared memory partitions

- Can I change my existing POWER7 systems to 1:128 with updated HMC/firmware?
  - Probably not an issue in deploying new partitions, but likely not worth the effort to redo existing environments unless you have run out of memory
  - For * above, there are situations where AIX Support has requested customers define a higher Maximum Memory setting so that a partition would have a larger HPT. Any previous guidance takes precedence over this new capability.

- Commands for HPT
  - Display partition ratio
    - lshwres -m [partition] -r mem -level lpar -F curr_hpt_ratio
  - Config ratio for a partition
    - chsyscfg -r prof -m [partition] -I "name=p1,lpars_id=1,hpt_ratio=1:64"
Idle Power Save Mode

- New power saving mode that occurs when the system is very idle
  - Entered when all cores have utilization less than 10% for 240 seconds
  - Exited when any core has utilization over 10% for 10 seconds
- Unlikely to affect performance, but can be disabled via Advanced System Management or HMC CLI
- Possible symptom: idle system (> 240 seconds) has poor performance for 10 seconds after workload start
Very Small Partitions

- Firmware and AIX have previously supported entitlement settings down to one tenth of a physical core
  - Allows for many smaller partitions to be configured
  - Entitlement is guaranteed every 10 msec
  - These partitions typically may have a poor throughput rate because they are only guaranteed 1 msec of the 10 msec of the operating systems dispatch window
  - Workloads may spend a large part of their tiny dispatch time reloading cache

- Entitlement feature support down to 0.5 of a physical core will result in these partitions only running from 0.5 to 1.0 msec of a dispatch cycle
50 msec Dispatch Window

- Hypervisor and AIX operate on a 10 msec dispatch wheel, with 100 dispatch windows every second.

- Legacy AIX timeslice tunable can be used to have the scheduler run a fixed priority thread across 10 msec dispatch windows, but the dispatcher itself still operates on a 10 msec cycle. This is rarely, if ever, used and should only be done upon request by AIX Support.

- Hypervisor 760 firmware will be able to support a 50 msec dispatch interval
  - Independent of the OS cycle
  - Not supported on 770/780/795 models
  - Partitions would have longer dispatch cycles but would also wait longer for their turn to execute (50 dispatch windows per second versus default 100)
  - Could enable busy small partitions to run longer and have higher throughput
  - Workloads that have narrow response time requirements and/or frequent I/O operations will be negatively impacted (such as OLTP)

- This feature allows certain benchmarks to have higher throughput levels

- Customers should not experiment with this, it is more of an enablement feature that may be exploited for throughput workloads (think PureSystems)
Backup
Updates: POWER7 & AIX

- The most problematic performance issues with AIX have been resolved
  - Memory Affinity Domain Balancing
  - Scheduler/Dispatch defects
  - Wait process defect
  - TCP Retransmit
  - Shared Ethernet defects

- The next slide provides the APARs to resolve the major issues
  - We strongly recommend updating to these levels if you encounter performance issues. AIX Support will likely push you to these levels before wanting to do detailed research on performance PMRs.
  - All customer Proof-of-Concept or tests should use these as minimum recommended levels to start with

- Some of these can impact the VIOS. For related updates in the future, monitor:
  
<table>
<thead>
<tr>
<th>Issue</th>
<th>Release</th>
<th>APAR</th>
<th>SP/PTF</th>
</tr>
</thead>
<tbody>
<tr>
<td>WAITPROC IDLE LOOPING CONSUMES CPU</td>
<td>7.1 TL1</td>
<td>IV10484</td>
<td>SP2 (IV09868)</td>
</tr>
<tr>
<td></td>
<td>6.1 TL1</td>
<td>IV10172</td>
<td>SP2 (IV09929)</td>
</tr>
<tr>
<td></td>
<td>6.1 TL7</td>
<td>IV06197</td>
<td>U846391 bos.mp64 6.1.6.17 or SP7</td>
</tr>
<tr>
<td></td>
<td>6.1 TL6</td>
<td>IV01111</td>
<td>U842590 bos.mp64 6.1.5.9 or SP8</td>
</tr>
<tr>
<td></td>
<td>6.1 TL5</td>
<td></td>
<td></td>
</tr>
<tr>
<td>SRAD load balancing issues on shared LPARs</td>
<td>7.1 TL1</td>
<td>IV10802</td>
<td>SP2 (IV09868)</td>
</tr>
<tr>
<td></td>
<td>6.1 TL7</td>
<td>IV10292</td>
<td>SP2 (IV09929)</td>
</tr>
<tr>
<td></td>
<td>6.1 TL6</td>
<td>IV10259</td>
<td>U846391 bos.mp64 6.1.6.17 or SP7</td>
</tr>
<tr>
<td></td>
<td>6.1 TL5</td>
<td>IV11068</td>
<td>U842590 bos.mp64 6.1.5.9 or SP8</td>
</tr>
<tr>
<td>Miscellaneous dispatcher/scheduling performance fixes</td>
<td>7.1 TL1</td>
<td>IV10803</td>
<td>SP2 (IV09868)</td>
</tr>
<tr>
<td></td>
<td>6.1 TL7</td>
<td>IV10292</td>
<td>SP2 (IV09929)</td>
</tr>
<tr>
<td></td>
<td>6.1 TL6</td>
<td>IV10259</td>
<td>U846391 bos.mp64 6.1.6.17 or SP7</td>
</tr>
<tr>
<td></td>
<td>6.1 TL5</td>
<td>IV11068</td>
<td>U842590 bos.mp64 6.1.5.9 or SP8</td>
</tr>
<tr>
<td>address space lock contention issue</td>
<td>7.1 TL1</td>
<td>IV10791</td>
<td>SP2 (IV09868)</td>
</tr>
<tr>
<td></td>
<td>6.1 TL7</td>
<td>IV10606</td>
<td>SP2 (IV09929)</td>
</tr>
<tr>
<td></td>
<td>6.1 TL6</td>
<td>IV03903</td>
<td>U846391 bos.mp64 6.1.6.17 or SP7</td>
</tr>
<tr>
<td></td>
<td>6.1 TL5</td>
<td>n/a</td>
<td>U842590 bos.mp64 6.1.5.9 or SP8</td>
</tr>
<tr>
<td>TCP Retransmit Processing is slow (HIPER)</td>
<td>7.1 TL1</td>
<td>IV13121</td>
<td>SP4</td>
</tr>
<tr>
<td></td>
<td>6.1 TL7</td>
<td>IV14297</td>
<td>SP4</td>
</tr>
<tr>
<td></td>
<td>6.1 TL6</td>
<td>IV18483</td>
<td>U849886 bos.net.tcp.client 6.1.6.19 or SP8</td>
</tr>
<tr>
<td>SEA lock contention and driver issues</td>
<td>2.2.1.4</td>
<td></td>
<td>FP25 SP02</td>
</tr>
</tbody>
</table>
New AIX Paging Issue

- New global_numperm tunable has been enabled with AIX 6.1 TL7 SP4 / 7.1 TL1 SP4. Customers may experience early paging due to failed pincheck on 64K pages.

- What
  - Fails to steal from 4K pages when 64K pages near maximum pin percentage (maxpin) and 4K pages are available
  - Scenario not properly checked for all memory pools when global numperm is enabled
  - vmstat -v shows that the number of 64K pages pinned is close to maxpin%
  - svmon shows that 64K pinned pages are approaching the maxpin value

- Action
  - Disable numperm_global:
    ```
    # vmo -p -o numperm_global=0
    ```
  - Tunable is dynamic, but workloads paged out will have to be paged in and performance may suffer until that completes or a reboot is performed

- APARs – FixDist has interim fixes available if SP has not shipped:
  - IV26272 AIX 6.1 TL7
  - IV26735 AIX 6.1 TL8
  - IV26581 AIX 7.1 TL0
  - IV27014 AIX 7.1 TL1
  - IV26731 AIX 7.1 TL2
Entitlement, Memory & Partition Placement
The hypervisor will attempt to pack partitions onto the smallest number of chips/drawers. Other features like System Partition Processor Limit (SPPL) can be used to influence placement on POWER7 795 (Backup material).

The hypervisor uses shared processor partition’s desired processing units (entitlement) or the number of dedicated cores along with memory requirements to place partitions:
- For example, if the entitlement is 16.0 and the system contains POWER7 two-chip drawers (16 cores), it would try to contain it in a single drawer.
- If memory requirements will fit within a drawer, that information will also be used by the hypervisor.

If you have partitions undersized in entitlement, the hypervisor may pack many of them into a single drawer, rather than spreading them across drawers:
- By default, after placement has been made, the hypervisor will try to dispatch Virtual Processors associated with those partitions within the drawer.
- If the sum of Virtual Processors and work associated with those partitions exceeds the physical resources of the drawer, it will then be forced to dispatch Virtual Processors to other drawers within the shared pool. This will lead to lower memory affinity and longer latencies.
Memory & Partition Placement

- Partition Placement is effected by the *Maximum Memory* sizing and not just the *Desired Memory* (the desired allocation at boot time)

- If partitions have high differences between Maximum Memory versus Desired Memory settings, the closer Maximum Memory is to the DIMM population of a drawer, the more likely it will decide to spread a partition across drawers.
  - It is very common to see customers running with Maximum Memory set 2-3X of Desired
  - Beware customers doing this when the differences are > 64 GB of memory. Architects and customers should be able to get closer than this!
  - See Tracy Smith’s *Architecting and deploying of Enterprise class Power Systems*

- Memory requirements include the size of the partitions Hardware Page Table (HPT) and this must be accounted for
  - Each logical partition has a hardware page table (HPT). The HPT is allocated in the server firmware memory overhead for the logical partition, and the size of the HPT can affect the performance of the logical partition.
  - The HPT ratio is the ratio of the HPT size to the Maximum Memory *(not Desired Memory)* value for the logical partition.
Entitlement plays an important part in the decision-making for the OS and the hypervisor. Low entitlement, high Virtual Processor ratios, and high physical consumption do not help the hypervisor’s partition placement – they will lead to lower affinity to physical resources.

Hypervisor and Operating System affinity mechanisms for chip, intra-node and inter-node will may not work properly if Maximum Memory setting and Entitlement sizings are not realistic. This can impact performance.

Having additional Capacity-On-Demand cores and memory populated, even if not used, give the hypervisor more freedom for optimal partition placement:
- Best practices for many-node systems is to ensure that CPU resources and memory are evenly populated to prevent either drawers having active CPUs but no memory, or vice-versa
- System Planning tools do not provide physical mappings to optimize cpu and memory population choices. More flexibility and options are in development.
VIOS & Java general Best Practices
Does VIOS have to be treated differently with POWER7?
- In general, it’s not something specific to POWER7, it’s specific to Server Consolidation efforts
- With more cores per chip, 32-way single-node systems, 64 to 128-way multi-node systems becoming more common, consolidation efforts result in more complex Virtual I/O Servers resident on POWER7 systems
- Higher capacity Extra-High Bandwidth adapters are becoming more prevalent and require more VIOS memory

Speaking from my own experience, many customers are doing larger consolidations on POWER7 and “going live” with very little, or no, realistic production-level testing

Study update and sizing presentations that are available
- James Nash’s Virtual I/O Server Sizing
- Linda Flanders Virtual I/O Server Update: New Features
- And others available to the field, Developerworks and Techdocs

Redbook updates
- IBM PowerVM Virtualization Managing and Monitoring SG-24-7590-03
- Various Virtual I/O Server Monitoring Agents and tool coverage

Tech Docs
- Katharina Probst’s Include VIOS Partitions into SAP Performance Monitoring http://www.ibm.com/support/techdocs
  Search on VIOS and SAP
Virtual I/O Server: Review

- VIOS that will see moderate I/O, or non-production, and will not fully stress adapters
  - Use micropartitioning, uncap
  - 0.5 entitlement, 2 Virtual Processors, Variable Capacity Weighting of 255
  - Standard Memory:
    - 2 GB + 512 MB for each Extra-High Bandwidth Adapter
    - 102 MB for each IVE/Host Ethernet Adapter port

- AIXpert Blog
  - For every 16 CPUs, 1.0 shared and 2 GB (assumes CPU workloads, not high IO)
  - 10 Gb Ethernet or 8 Gb SAN and using that bandwidth, 2X memory to 4GB
  - High IO that will stress adapters or many tiny VMs – 6 to 8 GB
  - 32-way and higher machines mixing test, development and production, warrant production VIOS and non-production VIOS

- DeveloperWorks VIOS Sizing link with Field Specialists’ experiences:

- Use Workload Estimator, System Planning Tool (NPIV memory planning) and VIOS Performance Advisor (now bundled VIOS Health Advisor)

- Very high network throughput VIOS (10 Gb, SEA, etc) must be sized for cpu and in some cases running in dedicated donating mode may provide best performance (see Rosa Davidson’s *Return to Basics* sessions)
If you are not reaching expected bandwidth with SEA or multiple-stream Virtual Ethernet, you can adjust memory buffers by size

```
# chdev -l [ent device] -a min_buf_tiny=2048 -a min_buf_small=2048 -a min_buf_medium=256 -a min_buf_large=48 -a min_buf_huge=64
```

- Large send/receive must be enabled on any SEA bridge and physical adapters
- Small packet workloads (< 512 bytes) at 10 Gb speeds may require special tunings
- Driving 10 Gb throughput requires significant cpu resources (whether dedicated or shared adapter). Consuming two POWER7 CPUs is not unusual.
- Larger MTU's (9K for general tuning or 64K for Virtual Switch ethernet) will significantly reduce CPU utilization

Defects that have impacted all types of AIX environments have also impacted the VIOS
- Complaint: “ping or ftp is slow, varies across different VIOS”
- Apply Firmware, Dispatcher & SEA APARs mentioned in service issues slides
Best Practices for Java performance on POWER7

For Linux
https://www.ibm.com/developerworks/wikis/display/LinuxP/Java+Performance+on+POWER7

Many optimizations are only available in Java 6 SR7 and above
– Java 6 SR7 enhanced for POWER7 instructions
– Software pre-fetch
– Autonomic 64KB page sizes support with AIX 6.1

Websphere Application Server (WAS)
– V7 & V8 provide specific exploitation of POWER6 & POWER7 instructions and 64KB page sizes
– V8 includes scaling, footprint reduction, Java Persistence API (JPI) improvements
POWER7 SPPL Review
Firmware eFW7.2 levels and above support System Partition Processor Limit (SPPL)

- Partitions are optimally grouped to physical resources based on size and available resources
- Applies to shared or dedicated environments

Licensing updates in Firmware eFW7.3 and later expand this function

- At system power on treat all processors and memory as licensed
- Place all the partitions as optimally as possible from a performance viewpoint
  - May require spreading a partition across multiple chips/drawers/books to ensure memory and processors on domains (i.e. try to ensure if memory from a domain there is also a processor from the domain and visa versa).
  - Optimization of other hardware components might also cause spreading of larger partitions across domains (i.e. to provide additional internal bus bandwidth, spread >24 way processor partitions across multiple books)

Unlicense individual processors that have not been assigned to partitions

- First choice is to unlicense processors that do not have any memory DIMMs connected to the processor
- Second is to spread out the unlicensed processors across the domains such that each domain would have similar number of unlicensed processors
The following section in *Managing the HMC* infocenter topic provides a reference to System Partition Processor Limit (SPPL):

Affinity: POWER7 795 Partition Placement/Licensing

- Max Partition Size = 32
  - Partitions will be contained in minimum number of nodes.
  - If a partition cannot be contained within a single node, then it will be spread across a minimum number of nodes.
  - EW7.2 firmware will sequentially activate chips within nodes before proceeding to next node

- Max Partition Size > 32
  - Partitions with entitlement of 24 or fewer (or dedicated) are packed into a single node.
  - Partitions > 24 are spread across multiple nodes

- SPPL + Licensing Improvements (eFW7.3 and above)
  - EW7.3 firmware may activate chips across nodes before activating all chips within a node
    - Memory would come from same books where processors are located, licensed memory is a max across all books, not specific locations
  - Partitions with entitlement of 24 or fewer (or dedicated) are packed into a single node if sufficient memory
  - Partition > 24 processors are spread across multiple books to allow for additional bandwidth